256Mbit SDRAM

16M x 4bit x 4 Banks Synchronous DRAM LVTTL

> Revision 0.0 May. 2002

^{*} Samsung Electronics reserves the right to change products or specification without notice.



Revision History

Revision 0.0 (May., 2002)



16M x 4Bit x 4 Banks Synchronous DRAM

FEATURES


- JEDEC standard 3.3V power supply
- · LVTTL compatible with multiplexed address
- · Four banks operation
- MRS cycle with address key programs
 - -. CAS latency (2 & 3)
 - -. Burst length (1, 2, 4, 8 & Full page)
 - -. Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- · Burst read single-bit write operation
- DQM for masking
- · Auto & self refresh
- 64ms refresh period (8K Cycle)

GENERAL DESCRIPTION

The K4S560432D is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 16,785,216 words by 4bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications

ORDERING INFORMATION


I	Part No.	Max Freq.	Interface	Package
ĺ	K4S560432D-NC/L7C	133MHz(CL=2)		
ĺ	K4S560432D-NC/L75	133MHz(CL=3)	LVTTL	54pin
ĺ	K4S560432D-NC/L1H	100MHz(CL=2)	27112	sTSOP(II)
ĺ	K4S560432D-NC/L1L	100MHz(CL=3)		



^{*} Samsung Electronics reserves the right to change products or specification without notice.



PIN CONFIGURATION (Top view)



PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System clock	Active on the positive going edge to sample all inputs.
CS	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A12	Address	Row/column addresses are multiplexed on the same pins. Row address: RA0 ~ RA12, Column address: CA0 ~ CA9,CA11
BA0 ~ BA1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row address strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column address strobe	Latches column addresses on the positive going edge of the CLK with $\overline{\text{CAS}}$ low. Enables column access.
WE	Write enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
DQM	Data input/output mask	Makes data output Hi-Z, tsHz after the clock and masks the output. Blocks data input when DQM active.
DQ0 ~ 3	Data input/output	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	Power supply/ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No connection /reserved for future use	This pin is recommended to be left No Connection on the device.



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd, Vddq	-1.0 ~ 4.6	V
Storage temperature	Tstg	-55 ~ + 150	°C
Power dissipation	PD	1	W
Short circuit current	los	50	mA

Note: Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = 0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vdd, Vddq	3.0	3.3	3.6	V	
Input logic high voltage	ViH	2.0	3.0	VDD+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	Vон	2.4	-	-	V	IOH = -2mA
Output logic low voltage	Vol	-	-	0.4	V	IOL = 2mA
Input leakage current	lu	-10	-	10	uA	3

Notes: 1. VIH (max) = 5.6V AC. The overshoot voltage duration is ≤ 3 ns.

- 2. VIL (min) = -2.0V AC. The undershoot voltage duration is \leq 3ns.
- 3. Any input $0V \le VIN \le VDDQ$.

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

CAPACITANCE (VDD = 3.3V, TA = $23^{\circ}C$, f = 1MHz, VREF = $1.4V \pm 200$ mV)

Pin	Symbol	Min	Max	Unit	Note
Clock	Cclk	2.5	4.0	pF	1
RAS, CAS, WE, CS, CKE, DQM	CIN	2.5	5.0	pF	2
Address	Cadd	2.5	5.0	pF	2
DQ0 ~ DQ15	Соит	4.0	6.5	pF	3

Notes: 1. -75/7C only specify a maximum value of 3.5pF

- 2. -75/7C only specify a maximum value of 3.8pF
- 3. -75/7C only specify a maximum value of 6.0pF



DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, TA = 0 to 70° C)

Parameter	Symbol	Test Condition			Ver	sion		Unit	Note
rarameter	Symbol	rest condition		-7C	-75	-1H	-1L	Oilit	Note
Operating current (One bank active)	ICC1	Burst length = 1 tRC ≥ tRC(min) IO = 0 mA		100	90	90	90	mA	1
Precharge standby cur-	ICC2P	CKE ≤ VIL(max), tcc = 10ns			2	2		mA	
rent in power-down mode	Icc2PS	CKE & CLK ≤ VIL(max), tcc = ∞		2				IIIA	
Precharge standby cur-	ICC2N	CKE ≥ VIH(min), $\overline{\text{CS}}$ ≥ VIH(min), tcc = Input signals are changed one time d			2	0		mA	
rent in non power-down mode	ICC2NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc Input signals are stable	10				IIIA		
Active standby current in	ІссзР	CKE ≤ VIL(max), tcc = 10ns		(mA				
power-down mode	Icc3PS	CKE & CLK ≤ VIL(max), tcc = ∞		(
Active standby current in non power-down mode	ICC3N	CKE ≥ VIH(min), CS ≥ VIH(min), tcc = 10ns Input signals are changed one time during 20ns			30				
(One bank active)	ICC3NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc Input signals are stable	= ∞	25				mA	
Operating current (Burst mode)	ICC4	Io = 0 mA Page burst 4banks Activated. tccd = 2CLKs		110	110	100	100	mA	1
Refresh current	ICC5	tRC ≥ tRC(min)		220	200	190	190	mA	2
Self refresh current	ICC6	CKE ≤ 0.2V	С	3			mA	3	
San Isricon Garrone	1000	J J.E.	L	1				mA	4


Notes :

- 1. Measured with outputs open.
- 2. Refresh period is 64ms.
- 3. K4S560432D-NC**
- 4. K4S560432D-NL**
- 5. Unless otherwise noticed, input swing level is CMOS(VIH/VIL=VDDQ/VSSQ).



AC OPERATING TEST CONDITIONS (VDD = $3.3V \pm 0.3V$, TA = 0 to 70° C)

Parameter	Value	Unit
AC input levels (Vih/Vil)	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit

(Fig. 2) AC output load circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter		Symbol		Ver	sion		Unit	Note
i arameter		Symbol	-7C	-75	-1H	-1L	Onit	Note
Row active to row active dela	у	trrd(min)	15	15	20	20	ns	1
RAS to CAS delay		tRCD(min)	15	20	20	20	ns	1
Row precharge time		trp(min)	15	20	20	20	ns	1
Row active time	tras(min)	45	45	50	50	ns	1	
	tras(max)		10	us				
Row cycle time		trc(min)	60	65	70	70	ns	1
Last data in to row precharge		tRDL(min)		:	CLK	2, 5		
Last data in to Active delay		tDAL(min)		2 CLK	-	5		
Last data in to new col. addre	ss delay	tCDL(min)			CLK	2		
Last data in to burst stop		tBDL(min)			CLK	2		
Col. address to col. address delay		tccd(min)			CLK	3		
Number of valid output data CAS late		ency=3		2	ea	4		
	CAS lat	ency=2			1		1	

- Notes: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
 - 2. Minimum delay is required to complete write.
 - 3. All parts allow every cycle column address change.
 - 4. In case of row precharge interrupt, auto precharge and read burst stop.
 - 5. In 100MHz and below 100MHz operating conditions, tRDL=1CLK and tDAL=1CLK + 20ns is also supported. SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.



AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Para	meter	Symbol	-7	'C	-7	' 5	-1	Н	-1L		Unit	Note
ruiu	ctci	Cymbol	Min	Max	Min	Max	Min	Max	Min	Max	Omic	11010
CLK cycle time	CAS latency=3	tcc	7.5	1000	7.5	1000	10	1000	10	1000	ns	1
OLIV Oyolo IIIIlo	CAS latency=2		7.5	1000	10	1000	10	1000	12	1000	110	•
CLK to valid	CAS latency=3	tsac		5.4		5.4		6		6	ns	1,2
output delay	CAS latency=2	ISAC		5.4		6		6		7		1,2
Output data	CAS latency=3	toн -	3		3		3		3		ns	2
hold time	CAS latency=2		3		3		3		3			_
CLK high pulse w	vidth	tch	2.5		2.5		3		3		ns	3
CLK low pulse wi	dth	tCL	2.5		2.5		3		3		ns	3
Input setup time		tss	1.5		1.5		2		2		ns	3
Input hold time		tsH	0.8		0.8		1		1		ns	3
CLK to output in Low-Z		tslz	1		1		1		1		ns	2
CLK to output	CAS latency=3	tshz		5.4		5.4		6		6	ns	
in Hi-Z	CAS latency=2	IONZ		5.4		6		6		7		

Notes: 1. Parameters depend on programmed CAS latency.

- 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.

DQ BUFFER OUTPUT DRIVE CHARACTERISTICS

Parameter	Symbol	Condition	Min	Тур	Max	Unit	Notes
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	1.37		4.37	Volts/ns	3
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	1.30		3.8	Volts/ns	3
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	2.8	3.9	5.6	Volts/ns	1,2
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	2.0	2.9	5.0	Volts/ns	1,2

Notes: 1. Rise time specification based on 0pF + 50 Ω to Vss, use these values to design to.

- 2. Fall time specification based on 0pF + 50 Ω to VDD, use these values to design to.
- 3. Measured into 50pF only, use these values to characterize to.
- 4. All measurements done with respect to Vss.



SIMPLIFIED TRUTH TABLE

С	Command		CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	BA 0,1	A10/AP	A11,A12, A9 ~ A0	Note
Register	Mode regist	er set	Н	Х	L	L	L	L	Х		OP cod	е	1,2
	Auto refresh)	Н	Н	L	L	L	Н	Х		Х		3
Refresh	Self	Entry		L	-	_	_	''	^	^			3
Refresir	refresh	Exit	L	Н	L	Н	Н	Н	Х		Х		3
		LXII	ı		Н	Х	X	Х			Λ		3
Bank active & row	addr.		Н	Х	L	L	Н	Н	Х	V	Row a	address	
Read &	Auto precha	rge disable	Н	Х	L	Н	L	Н	Х	V	L	Column address	4
column address	Auto precha	irge enable	11	^	-		L	''	_ ^	V	Н	(A ₀ ~ A _{9,,} A ₁₁)	4,5
Write & Auto precha		rge disable	Н	Х	L	Н	L	L	Х	V	L	Column	4
column address	Auto precha	Auto precharge enable			^ -	П		_	^	V	H	address (A ₀ ~ A ₉ , A ₁₁)	4,5
Burst stop	-II		Н	Х	L	Н	Н	L	Х		Х		6
Precharge	Bank selecti	Bank selection All banks		Х	L	L	Н	L	Х	V	L	Х	
recharge	All banks				_	_		_		Х	Н		
Clock suspend or		Entry	Н	L	Н	Х	Х	Х	Х				
active power dowr	1	Liniy		L	L	V	V	V		X			
don'to power down	•	Exit	L	Н	Х	Х	Х	Х	Х				
		Entry	Н	L	Н	Х	Х	Х	Х				
Precharge power	down mode	Linay	••	_	L	Н	Н	Н] ^		Х		
Treenarge power (down mode	Exit	L	Н	Н	Х	Х	Х	Х		^		
		LAIL	L	''	L	V	V	V	_ ^				
DQM	DQM		Н		•	Χ	•	•	V		Х		7
No operation comi	mand		Н	Х	Н	X	Х	X	Х		Х		
Two operation com	nanu			^	L	Н	Н	Н		^			

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

Notes: 1. OP Code: Operand code

A0 ~ A11,A12 & BA0 ~ BA1 : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto". Auto/self refresh can be issued only at all banks precharge state.

4. BA0 ~ BA1 : Bank select addresses.

If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.

If BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank B is selected.

If BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank C is selected.

If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.

If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.

- During burst read or write with auto precharge, new read/write command can not be issued.Another bank read/write command can be issued after the end of burst.
 - New row active of the associated bank can be issued at tRP after the end of burst.
- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

